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Abstract—This letter presents a proposed method for finding
the optimum fixed compensating capacitor to minimize the voltage
harmonic distortion at a load bus while holding the power factor
at a desired value and constraining the nameplate kilovar of the
compensating capacitor, its rated voltage rms, and its rated cur-
rent rms as constraints according to IEEE Std. 18-1992. Also, the
values of the compensating capacitor, which would create resonant
conditions, would be omitted from the solution. Finally, the contri-
bution of the newly developed method is demonstrated in an ex-
ample taken from previous publications.
Index Terms—Harmonics, power factor, power quality.
I. INTRODUCTION
I N case of nonsinusoidal sources, maximum transmission ef-ficiency , minimum transmission loss , and max-
imum power factor do not lead to the same shunt compen-
sator values [1]. When the three criteria are combined into one
model and solved by the penalty function approach, the results
do satisfy the three criteria by one value of capacitor [2]. There
are several measures commonly used for indicating the har-
monic content of a waveform with a single number. One of the
most common is total harmonic distortion , which can
be calculated for either voltage or current .
is a measure of the effective value of the harmonic com-
ponents of a distorted waveform, that is, the potential heating
of the harmonics relative to the fundamental. The rms value of
the total waveform is not the sum of the individual components,
but is the square root of the sum of the squares. is a very
useful quantity for many applications, but its limitations must be
realized. It can provide a good idea of how much extra heat will
be realized when a distorted voltage is applied across a resistive
load. Likewise, it can give an indication of the additional losses
caused by the current flowing through a conductor. However, it
is not a good indicator of the voltage stress with a capacitor be-
cause that is related to the peak value of the voltage waveform,
not its heating value.
II. PROBLEM DESCRIPTION
Fig. 1 is a single-phase equivalent circuit of a bus with com-
pensating capacitor, experiencing voltage harmonic distortion
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Fig. 1. Single-phase equivalent circuit for K-th harmonic with shunt capacitive
compensator.
at harmonic order because of a voltage source, . The
Thevenin voltage source representing the utility supply is
(1)
where is the order of harmonic present. The K-th harmonic
Thevenin source and load impedances are
(2)
and
(3)
The approach will be to minimize voltage harmonic distortion
on the load by adjusting . The voltage harmonic distortion
at the compensated load terminals is defined as
Capacitors shall be capable of continuous operation provided
that none of the following limitations are exceeded [3]:
a) 135% of nameplate kvar;
b) 110% of rated voltage rms, and crest voltage not ex-
ceeding of rated rms voltage , including
harmonics but excluding transients;
c) 180% of rated current rms including fundamental and har-
monic currents.
By the use of penalty function method, the problem of
minimizing the voltage harmonic distortion with
expressions for the , the kvar of the compensating capacitor
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, its voltage rms , and its current rms taken
as constraints can be reformulated. The algorithm of this
method is documented in [4].
After formulating the objective function and the constraints,
the problem addressed in this study becomes
(4)
where is not part of solution of the following equation (the
capacitor values determined by this equation are those, which
would create a series and parallel resonant conditions)
(5)
where
and
where
fundamental frequency of the system;
reactive reactance of the load at the fundamental
frequency;
reactive reactance of the transmission system at the
fundamental frequency.
The capacitor values determined by this equation are those,
which would create a series and parallel resonant conditions. It
represents only the series resonance taking the solution where
the square root of the discriminant is positive. Under these con-
ditions, the power factor will reach a minimum. The other so-
lution of (5) corresponds to resonance between the load and
the combination of source impedance and the compensating ca-
pacitor. It should be pointed out that a parallel resonant circuit
at the load implies unity power factor. Consequently, only the
series resonant conditions, which would result large harmonic
currents, are omitted from the solution procedure. Finally, for
known harmonic contents at the source, (5) can be used repeat-
edly for calculating all capacitor values, which would form res-
onant circuits at different harmonic frequencies.
III. EXAMPLE AND SIMULATED RESULTS
Consider the system under study as the following description
[6]: A three-phase load of 5100 kW and 4965 kvar is connected
to a supply bus with voltage 4160-V (2400 line-to-ground),
60-Hz frequency, and 80-MVA short circuit capacity. The
resistance to reactance ratio of the power system impedance is
assumed to be 10%. The voltage is distorted; it contains 5%
fifth harmonic, 3% seventh harmonic, 2% eleventh harmonic,
and 1% thirteenth harmonic. The system data for equivalent
single-phase model at the fundamental frequency are
TABLE I
CAPACITOR LIMITS (IEEE STD. 18-1992)
The rated voltage of the capacitors used is 4160 V.
The results, performance parameters after compensation, of
this example using the algorithm of penalty function method [4]
are summarized below
Table I shows that the resultant values come out well within
standard limits. If the resultant values are greater than standard
limits, it is a good idea [6] to use capacitors with a higher voltage
rating. For example, 4800-V capacitors are used for a 4160-V
application. In the IEEE Std. 519-1992 [6], the objectives are to
limit the maximum individual harmonic voltage to 3% of the
fundamental voltage and the total harmonic distortion of the
voltage to 5%. The resultant value comes out well within stan-
dard limits.
IV. CONCLUSIONS
A mathematical model is developed and a solution method is
presented for minimizing the voltage total harmonic distortion
at the load bus where it is desired to maintain the power factor at
a desired level. It is shown that significant improvement in dis-
tortion levels can be achieved. Finally, the use of the presented
method guarantees convergence and obtains the optimal capac-
itor in a unified manner. Ongoing research effort consists of the
modification and application of this method to time variations
of the load and system impedance.
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